Abstract: In [1,2], K-J Cho et al proposed a 7-bit unsigned high performance parallel squarer design, using pre-calculated sums of partial products. This paper presents two improved implementations of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback